izard (izard) wrote,
izard
izard

New mesh architecture announced for Xeon CPUs

Yesterday Akhilesh Kumar, the Skylake-SP CPU architect announced mesh architecture for future Xeon CPU,

that replaces ring. The ring was there in Xeon for 6 generations, and once the server CPU has grown from 4 to 20+ cores, latency of the ring became an important factor to consider in software performance work. In last 4 architectures, there were even sub-rings (Cluster-on-Die) to address this. Some folks were reverse-engineering a secret (though simple) hash function that directed different cache lines to different chunks of last level cache.

No need any more. That is just one of great features in the upcoming CPU.
Tags: software
Subscribe
  • Post a new comment

    Error

    default userpic

    Your reply will be screened

    When you submit the form an invisible reCAPTCHA check will be performed.
    You must follow the Privacy Policy and Google Terms of use.
  • 0 comments